## Notice of References Cited Application/Control No. 10/724,193 Applicant(s)/Patent Under Reexamination SUNTER, STEPHEN K. Examiner Toan M. Le Art Unit Page 1 of 1

## **U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-6,211,803	04-2001	Sunter, Stephen Kenneth	341/120
	В	US-			
	С	US-			·
	D	US-			
	Е	US-			
	F	US-			·
	G	US-			
	Н	US-			
	ı	US-			
	J	US-			
	К	US-			
	L	US-			
	М	US-			

## FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					·
	0					
	Р					
	Q				·	
	R					
	s					
	Т				,	

## **NON-PATENT DOCUMENTS**

	14014-FAILIT DOODINEITTO					
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)				
	U	Acevedo et al., VDDQ: A Built-In Self-Test Scheme for Analog On-Chip Diagnosis Compliant with the IEEE 1149.4 Mixed-Signa Test Bus Standard, 2002 IEEE				
	v	Sunter et al., BIST for Phase-Locked Loops in Digital Applications, 1999 IEEE, Pages 532-540				
	w					
	х					

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.